
BBBBBBBBBBB
BBB BBB
BBB BBB
BBB BBB
BBB BBB
BBB BBB
BBBBBBBBBBB
BBBBBBBBBBB
BBBBBBBBBBB
BBB BBB
BBB BBB
BBB BBB
BBB BBB
BBB BBB
BBB BBB
BBBBBBBBBBB
BBBBBBBBBBB
BBBBBBBBBBB
OOOOOOOOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOOOOOOOO
OOOOOOOOO
OOOOOOOOO
OOOOOOOOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOO OOO
OOOOOOOOO
OOOOOOOOO
OOOOOOOOO
TTTTTTTTTTTTTTT
TTTTTTTTTTTTTTT
TTTTTTTTTTTTTTT
TTT
TTT
TTT
TTT
TTT
TTT
TTT
TTT
TTT
TTT
TTT
TTT
TTT
TTT
SSSSSSSSSSS
SSS
SSS
SSS
SSS
SSS
SSSSSSSSS
SSSSSSSSS
SSSSSSSSS
SSS
SSS
SSS
SSS
SSS
SSS
SSSSSSSSSSS
SSSSSSSSSSS
SSSSSSSSSSS

FILEID**BOOTBLOCK

```
BBBBBBBB      000000      000000    TTTTTTTTTT  BBBBBBBB    LL            000000      CCCCCCCC  KK      KK
BBBBBBBB      000000      000000    TTTTTTTTTT  BBBBBBBB    LL            000000      CCCCCCCC  KK      KK
BB      BB  00      00  00      00      TT      BB      BB  LL          00      00  CC          KK      KK
BB      BB  00      00  00      00      TT      BB      BB  LL          00      00  CC          KK      KK
BB      BB  00      00  00      00      TT      BB      BB  LL          00      00  CC          KK    KK
BB      BB  00      00  00      00      TT      BB      BB  LL          00      00  CC          KK    KK
BBBBBBBB    00      00  00      00      TT      BBBBBBBB    LL          00      00  CC          KKKKKK
BBBBBBBB    00      00  00      00      TT      BBBBBBBB    LL          00      00  CC          KKKKKK
BB      BB  00      00  00      00      TT      BB      BB  LL          00      00  CC          KK    KK
BB      BB  00      00  00      00      TT      BB      BB  LL          00      00  CC          KK    KK
BB      BB  00      00  00      00      TT      BB      BB  LL          00      00  CC          KK      KK      ....
BB      BB  00      00  00      00      TT      BB      BB  LL          00      00  CC          KK      KK      ....
BBBBBBBB      000000      000000        TT      BBBBBBBB    LLLLLLLLLL    000000      CCCCCCCC  KK      KK      ....
BBBBBBBB      000000      000000        TT      BBBBBBBB    LLLLLLLLLL    000000      CCCCCCCC  KK      KK      ....
```

```
LL              IIIIII      SSSSSSSS
LL              IIIIII      SSSSSSSS
LL                II      SS
LL                II      SS
LL                II      SS
LL                II      SS
LL                II        SSSSSS
LL                II        SSSSSS
LL                II              SS
LL                II              SS
LL                II              SS
LL                II              SS
LLLLLLLLLL      IIIIII    SSSSSSSS
LLLLLLLLLL      IIIIII    SSSSSSSS
```

Table of contents

```
0000     1          .TITLE  BOOTBLOCK
0000     2          .IDENT  'V04-000'
0000     3
0000     4 ;
0000     5 ;*****************************************************************************
0000     6 ;*                                                                           *
0000     7 ;*  COPYRIGHT (c) 1978, 1980, 1982, 1984 BY                                  *
0000     8 ;*  DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.                   *
0000     9 ;*  ALL RIGHTS RESERVED.                                                     *
0000    10 ;*                                                                           *
0000    11 ;*  THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED    *
0000    12 ;*  ONLY IN  ACCORDANCE WITH  THE  TERMS  OF  SUCH  LICENSE  AND WITH THE   *
0000    13 ;*  INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR  ANY  OTHER    *
0000    14 ;*  COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY    *
0000    15 ;*  OTHER PERSON.  NO TITLE TO AND OWNERSHIP OF  THE  SOFTWARE IS  HEREBY    *
0000    16 ;*  TRANSFERRED.                                                             *
0000    17 ;*                                                                           *
0000    18 ;*  THE INFORMATION IN THIS SOFTWARE IS  SUBJECT TO CHANGE WITHOUT NOTICE    *
0000    19 ;*  AND  SHOULD  NOT  BE  CONSTRUED AS  A COMMITMENT BY DIGITAL EQUIPMENT   *
0000    20 ;*  CORPORATION.                                                             *
0000    21 ;*                                                                           *
0000    22 ;*  DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE  OR  RELIABILITY OF ITS    *
0000    23 ;*  SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.                  *
0000    24 ;*                                                                           *
0000    25 ;*                                                                           *
0000    26 ;*****************************************************************************
0000    27 ;
0000    28 ;++
0000    29 ;
0000    30 ; FACILITY:
0000    31 ;
0000    32 ;       Device-independent boot block for VAX
0000    33 ;
0000    34 ; ABSTRACT:
0000    35 ;
0000    36 ;       Reads a file (usually VMB.EXE) off the booting medium into
0000    37 ;       memory and transfers control to the VMB code.
0000    38 ;
0000    39 ; AUTHOR:
0000    40 ;
0000    41 ;       Carol Peters    23 August 1979
0000    42 ;
0000    43 ; REVISION HISTORY:
0000    44 ;
0000    45 ;       Robert Rappaport        13 Sept 1979
0000    46 ;               Simplified references to local data items.
0000    47 ;
0000    48 ;--
```

```
                        0000     50          .SBTTL  Declarations
                        0000     51
                        0000     52 ;
                        0000     53 ; Own storage.
                        0000     54 ;
                        0000     55
                        0000     56 FILE_STATS:                          ; Reserve space to contain
                        0000     57 FILE_SIZE:
00000000                0000     58          .LONG   0                   ; # blocks in primary boot.
                        0004     59 START_LBN:
00000000                0004     60          .LONG   0                   ; Swapped words of start LBN.
                        0008     61 LOAD_ADDR:
00000000                0008     62          .LONG   0                   ; Load address for primary boot.
                        000C     63                                      ; NOTE - the load address here is
                        000C     64                                      ; relative to the base of the 64KB
                        000C     65                                      ; of physical memory in which we are
                        000C     66                                      ; currently running.  As explained
                        000C     67                                      ; below, the UNIBUS (or MASSBUS) map
                        000C     68                                      ; registers numbered 0-127 will be
                        000C     69                                      ; mapped to this same 64KB.  Therefore,
                        000C     70                                      ; this address, as is, can be used by
                        000C     71                                      ; UNIBUS (or MASSBUS) devices to
                        000C     72                                      ; pinpoint where to load the primary
                        000C     73                                      ; bootstrap program.  However, to
                        000C     74                                      ; calculate the physical memory address
                        000C     75                                      ; corresponding to this relative
                        000C     76                                      ; address, we must add in the physical
                        000C     77                                      ; offset of the base of the 64KB.
```

```
                        79          .SBTTL  BOO$BLOCK - reads in and starts boot code
                        80
                        81 ;++
                        82 ; Functional description:
                        83 ;
                        84 ;       The boot block code reads the primary bootstrap file into
                        85 ;       physical memory a block at a time. The code calls the device-
                        86 ;       dependent ROM subroutine once for each block in the bootstrap
                        87 ;       file. Then the routine jumps to byte 0 of the loaded code.
                        88 ;
                        89 ; Inputs:
                        90 ;
                        91 ;       R0      - type of boot device
                        92 ;       R1      - (UNIBUS) address of the I/O page for the boot device's
                        93 ;                       UNIBUS
                        94 ;                 (MASSBUS) address of the device's MASSBUS adapter
                        95 ;       R2      - (UNIBUS) 32-bit physical address of the boot device's
                        96 ;                       CSR (bits <31:24> must be zero)
                        97 ;                 (MASSBUS) adapter's controller/formatter number
                        98 ;       R3      - unit number of the boot device
                        99 ;       R5      - software boot control flags
                       100 ;       R6      - physical address of the device-dependent ROM routine
                       101 ;                 that reads an arbitrary LBN into memory
                       102 ;
                       103 ;       SP      - <base_address + ^X200> of 64kb of good memory
                       104 ;
                       105 ; Implicit inputs:
                       106 ;
                       107 ;       UNIBUS adapter map registers 0-127 are mapped to the 64kb of
                       108 ;       good memory. MR 0 maps to first page of memory, etc.
                       109 ;
                       110 ;       The boot block is loaded into the 1st page of the 64KB of
                       111 ;       memory, i.e. the page which corresponds to MR 0.
                       112 ;
                       113 ;       The first longword (bytes 0-3) of the boot block contains
                       114 ;       the size of the primary bootstrap.
                       115 ;
                       116 ;       The second longword (bytes 4-7) contains the starting LBN of
                       117 ;       the bootstrap file, expressed as swapped words.
                       118 ;
                       119 ;       The third longword (bytes 8-11) contains the relative offset
                       120 ;       from the base of the 64KB of memory into which we should load
                       121 ;       the primary bootstrap program.  This must be a positive
                       122 ;       number less than or equal to 64KB-(size*512) where size is the
                       123 ;       size of the primary bootstrap.
                       124 ;
                       125 ;       The starting LBN format is defined by DSC and cannot be
                       126 ;       changed. The load address is defined by WRITEBOOT and cannot
                       127 ;       be changed.
                       128 ;
                       129 ; Outputs:
                       130 ;
                       131 ;       R0      - type of boot device
                       132 ;       R1      - (UNIBUS) address of the I/O page for the boot device's
                       133 ;                       UNIBUS
                       134 ;                 (MASSBUS) address of the device's MASSBUS adapter
                       135 ;       R2      - (UNIBUS) 18-bit UNIBUS address of the boot device's
```

```
                                000C   136 ;                           CSR
                                000C   137 ;                         (MASSBUS) adapter's controller/formatter number
                                000C   138 ;       R3      - unit number of the boot device
                                000C   139 ;       R5      - software boot control flags
                                000C   140 ;       R6      - physical address of the device-dependent ROM routine
                                000C   141 ;                 that reads an arbitrary LBN into memory
                                000C   142 ;
                                000C   143 ;       SP      - <base_address + ^X200> of 64kb of good memory
                                000C   144 ;
                                000C   145 ; Implicit outputs:
                                000C   146 ;
                                000C   147 ;       The routine preserves R0-R1, R3, R4, R5-R6, R8, R10-R11, AP, and SP.
                                000C   148 ;
                                000C   149 ;       Transfers control to the 0th byte of the primary bootstrap
                                000C   150 ;       program.
                                000C   151 ;
                                000C   152 ;--
                                000C   153
                                000C   154 BOO$BLOCK_CODE:                                ; Start of device independent code.
                     F1 AF   9F 000C   155          PUSHAB  FILE_STATS                   ; Move physical address of base of
                                000F   156                                               ; 64KB of memory.
                  6E F6 AF   C0 000F   157          ADDL    LOAD_ADDR,(SP)               ; Add in relative load address. Result
                                0013   158                                               ; is physical address of load point.
                                0013   159                                               ; Leave on stack for final JMP inst.
                                0013   160
                   0131 8F   BB 0013   161          PUSHR   #^M<R0,R4,R5,R8>             ; Save 4 registers for temps.
                54    E6 AF   D0 0017   162          MOVL    FILE_SIZE,R4                 ; Get # of blocks in VMB.
                58    E6 AF   B0 001B   163          MOVW    START_LBN,R8                 ; Get upper word value of LBN.
             E0 AF    E4 AF   B0 001F   164          MOVW    START_LBN+2,START_LBN        ; Move lower word value of LBN into
                                0024   165                                               ; lower word position.
                DE AF    58   B0 0024   166          MOVW    R8,START_LBN+2               ; Move upper word value to upper
                                0028   167                                               ; word position.
                58    D9 AF   D0 0028   168          MOVL    START_LBN,R8                 ; Pickup the swapped LBN.
                55    D9 AF   D0 002C   169          MOVL    LOAD_ADDR,R5                 ; Get primary boot relative load addr.
                      10 AE   DD 0030   170          PUSHL   16(SP)                       ; Copy physical transfer address to
                                0033   171                                               ; top of stack for those devices such
                                0033   172                                               ; as the TU58 which need physical
                                0033   173                                               ; rather than UNIBUS virtual addresses.
                                0033   174
                                0033   175 READ_BLOCK:                                   ; VMB read loop.
                         66     16 0033   176          JSB     (R6)                         ; Call ROM read LBN routine.
                      01 50     E8 0035   177          BLBS    R0,NEXT_BLOCK                ; Branch on successful read.
                                00 0038   178          HALT                                 ; Halt on failure to read.
                                0039   179
                                0039   180 NEXT_BLOCK:                                   ; Read next block.
             55 00000200   8F   C0 0039   181          ADDL    #^X200,R5                    ; Increment relative address 512 bytes.
             6E 00000200   8F   C0 0040   182          ADDL    #^X200,(SP)                  ; Increment physical address one page.
                      BA AF   D6 0047   183          INCL    START_LBN                    ; Increment LBN number.
                58    B7 AF   D0 004A   184          MOVL    START_LBN,R8                 ; Next LBN is LBN+1.
                      E2 54   F5 004E   185          SOBGTR  R4,READ_BLOCK                ; If more blocks, loop.
                         8E   D5 0051   186          TSTL    (SP)+                        ; Pop now useless data from stack.
                                0053   187
                                0053   188 ;
                                0053   189 ; The primary bootstrap program is now in physical memory starting at
                                0053   190 ; the specified load address. Restore the saved registers, convert the
                                0053   191 ; CSR address to an 18-bit UNIBUS address, and transfer control to the
                                0053   192 ; program.
```

```
                          0053   193 ;
                          0053   194
            0131 8F   BA  0053   195          POPR    #^M<R0,R4,R5,R8>        ; Restore registers.
      52 FFFC0000 8F   CA  0057   196          BICL    #^XFFFC0000,R2          ; Reduce 32-bit CSR to 18-bit
                          005E   197                                          ; CSR that VMB expects.
                   9E   17  005E   198          JMP     @(SP)+                  ; Jump to primary bootstrap program.
                          0060   199
                          0060   200          .END
```

```
BOO$BLOCK_CODE   0000000C R     01
FILE_SIZE        00000000 R     01
FILE_STATS       00000000 R     01
LOAD_ADDR        00000008 R     01
NEXT_BLOCK       00000039 R     01
READ_BLOCK       00000033 R     01
START_LBN        00000004 R     01
```

Psect synopsis

PSECT name	Allocation	PSECT No.	Attributes
. ABS .	00000000 (0.)	00 (0.)	NOPIC USR CON ABS LCL NOSHR NOEXE NORD NOWRT NOVEC BYTE
. BLANK .	00000060 (96.)	01 (1.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE

Performance indicators

Phase	Page faults	CPU Time	Elapsed Time
Initialization	35	00:00:00.08	00:00:00.29
Command processing	141	00:00:00.60	00:00:02.09
Pass 1	68	00:00:00.55	00:00:01.56
Symbol table sort	0	00:00:00.00	00:00:00.00
Pass 2	52	00:00:00.39	00:00:01.01
Symbol table output	2	00:00:00.01	00:00:00.01
Psect synopsis output	1	00:00:00.02	00:00:00.02
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	301	00:00:01.65	00:00:04.98

```
The working set limit was 900 pages.
2158 bytes (5 pages) of virtual memory were used to buffer the intermediate code.
There were 10 pages of symbol table space allocated to hold 7 non-local and 0 local symbols.
200 source lines were read in Pass 1, producing 9 object records in Pass 2.
0 pages of virtual memory were used to define 0 macros.
```

Macro library statistics

Macro library name	Macros defined
_255DUA28:[BOOTS.OBJ]BOOTS.MLB;1	0
_255DUA28:[SYS.OBJ]LIB.MLB;1	0
_255DUA28:[SYSLIB]STARLET.MLB;2	0
TOTALS (all libraries)	0

```
0 GETS were required to define 0 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LIS$:BOOTBLOCK/OBJ=OBJ$:BOOTBLOCK MSRC$:BOOTBLOCK/UPDATE=(ENH$:BOOTBLOCK)+EXECML$/LIB+LIB$:BOOTS.MLB/LIB
```

CONFIG
LIS

BTMEM855
LIS

BTMEM790
LIS

CONFIGURE
LIS

BOOTDEF
LIS

BOOTIO
LIS

CONFIGMN
LIS

BOOTDRIVR
LIS

BTMEM730
LIS

BTMEM750
LIS

BTMEM780
LIS

BOOTBLOCK
LIS